

FIG.1

DATA (STATE) IN MEMORY CELL	THRESHOLD VOLTAGE OF MEMORY CELL	DATA TO BE WRITTEN AND READ	
		2ND PAGE	1ST PAGE
0	0V OR BELOW	1	1
1	0.3V~0.5V	1	0
2	0.8V~1.0V	0	0
3	1.3V~1.5V	0	1

FIG. 2

DATA (STATE) IN MEMORY CELL	THRESHOLD VOLTAGE OF MEMORY CELL	DATA TO BE WRITTEN AND READ	
		2ND PAGE	1ST PAGE
0	0V OR BELOW	1	1
1	0.3V~0.5V	1	0
2	0.8V~1.0V	0	1
3	1.3V~1.5V	0	0

FIG. 3




FIG. 4




FIG.5

EXAMPLE OF FIG. 3	NO. OF NECESSARY STEP-UPS	
1ST PAGE WRITING	13	(0→1)13
2ND PAGE WRITING	16	(0→2)13 (1→3)16
TOTAL	29	

FIG. 6

PRESENT INVENTION	NO. OF NECESSARY STEP-UPS	
1ST PAGE WRITING	13	(0→1)13
2ND PAGE WRITING	11	(0→3)11 (1→2)6
TOTAL	24	

FIG. 7




FIG. 8




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11



FIG. 12

1ST PAGE PROGRAM




FIG. 13A

2ND PAGE PROGRAM




FIG. 13B




FIG. 14

PROGRAM VERIFY (1ST PAGE)

STATE 0	STATE 0→1		DATA IN MEMORY CELL	
inhibit	Write(OK)	Write(NG)		
A B bit	A B bit	A B bit		
H	L	L	LOAD DATA (write→L, inhibit→H IN A)	
H L	L H	L L	READ AT b'	0→1
H H	L H	L L	MAKE BIT LINE H WHEN A IS H (VERIFY 1)	Verify
H H	H H	L L	LATCH POTENTIAL ON BIT LINE IN A	

(inhibit=NO WRITING, Write=WRITING, A=LAT(A), B=LAT(B))

FIG.15




FIG.16

PROGRAM VERIFY (2ND PAGE)

STATE0		STATE0→3		STATE1		STATE1→2		DATA IN MEMORY CELL	
inhibit A B bit	Write(OK) A B bit	Write(NG) A B bit	inhibit A B bit	Write(OK) A B bit	Write(NG) A B bit				
H	L		H	L	L	LOAD DATA (write→L, inhibit→H IN A)			
H L	L L		H H	L H		READ AT a			
H L L	L L L		H H H	L H H		LATCH POTENTIAL ON BIT LINE IN B			
						LOAD INTERNAL DATA			

FIG. 17A

H L	L L		H H	L H	L H				
H L L	L L L/H		H H L	L H H	L H L	READ AT b'			
H L L	L L L		H H L	L H H	L H L	MAKE BIT LINE L WHEN B IS L (VRFY2)			
H L H	L L L		H H H	L H H	L H L	MAKE BIT LINE H WHEN A IS H (VRFY1)			
H L H	L L L		H H H	H H H	L H L	LATCH POTENTIAL ON BIT LINE IN A			
						1→2 Verify			

FIG. 17B

H L	L L	L L	H H	L H					
H L L	L L H	L L L	H H L	L H L		READ AT b'			
H L H	L L H	L L L	H H H	L H L		MAKE BIT LINE H WHEN A IS H (VRFY1)			
H L H	H L H	L L L	H H H	L H L		LATCH POTENTIAL ON BIT LINE IN A			
						3 Verify			

FIG. 17C

(inhibit=NO WRITING, Write=WRITING, A=LAT(A), B=LAT(B))




FIG. 18




FIG. 19

FIG. 20

READ (2ND PAGE)

STATE0,1	STATE2,3		
A B bit	A B bit		
L L	L L	READ AT b LATCH POTENTIAL ON BIT LINE IN A	2ND PAGE READ

(A=LAT(A), B=LAT(B))

FIG. 21A

READ (1ST PAGE)

STATE0	STATE1,2	STATE3		
A B bit	A B bit	A B bit		
L L	L L	H H	READ AT c LATCH POTENTIAL ON BIT LINE IN LAT(A)	1ST READ

FIG. 21B

L L	L H	H H	READ AT a IF LAT(A) IS H, MAKE BIT LINE L (VRFY1)	2ND READ
L L	L H	H L		
L L	H H	L L	LATCH POTENTIAL ON BIT LINE IN A	

(A=LAT(A), B=LAT(B))




FIG. 22




FIG. 23

DATA (STATE) IN MEMORY CELL	THRESHOLD VOLTAGE OF MEMORY CELL	DATA TO BE WRITTEN AND READ		
		3RD PAGE	2ND PAGE	1ST PAGE
0	0V OR BELOW	1	1	1
1	0.2V~0.4V	1	1	0
2	0.5V~0.7V	1	0	0
3	0.8V~1.0V	1	0	1
4	1.1V~1.3V	0	0	1
5	1.4V~1.6V	0	0	0
6	1.7V~1.9V	0	1	0
7	2.0V~2.2V	0	1	1

FIG.24




FIG. 25




FIG. 26